For an input pulse train of clock period T, the delay produced by an n stage shift register is

• (n-l)T
• nT
• (n+l)T
• 2nT
• None of the above