Which of the figures (a to d) is the DeMorgan equivalent of Figure (e)?

More Questions from Describing Logic Circuits

• The logic gate that will have HIGH or "1" at its output when any one of its inputs is HIGH is a(n):
• For a three-input AND gate, with the input waveforms as shown below, which output waveform is correct?
• For a three-input OR gate, with the input waveforms as shown below, which output waveform is correct?
• Which of the figures given below represents a NOR gate?
• For a 3-input NAND gate, with the input waveforms as shown below, which output waveform is correct?
• Simplify the expression using DeMorgan's theorems.
• Which timing diagram shown below is correct for an inverter?
• Which of the figures given below represents a NAND gate?
• Which logic gate does this truth table describe?
• Which of the examples below expresses the distributive law?

Discussion & Comments